[Code Gen] State machine guards [message #1855613] |
Sun, 23 October 2022 10:26  |
Eclipse User |
|
|
|
Hello.
In the SimpleSM example of Papyrus project there is a note on the state diagram that time event parameters are defined using the MARTE VSL specification. I wonder if there are similar "standard" ways of specifying other special cases on the diagram:
1. Does Papyrus Software Designer support the [else] guard in state machines? What is the recommended way of specifying it on the diagram to work with software generation?
2. The UML specification (v2.5.1, p. 315) states: A guard constraint may involve tests of orthogonal States of the current StateMachine, or explicitly designated States of some reachable object (for example, "in State1" or "not in State2"). Does Papyrus Software Designer support this too? What's the recommended way to include it in the diagram to make it working with code generation?
I'm normally interested in C/C++ code generation, but I think the above questions are not language specific.
Best regards,
Tomasz
|
|
|
|
|
Powered by
FUDForum. Page generated in 0.28297 seconds